International Science Index


Thermal Evaluation of Printed Circuit Board Design Options and Voids in Solder Interface by a Simulation Tool

Abstract:Quad Flat No-Lead (QFN) packages have become very popular for turners, converters and audio amplifiers, among others applications, needing efficient power dissipation in small footprints. Since semiconductor junction temperature (TJ) is a critical parameter in the product quality. And to ensure that die temperature does not exceed the maximum allowable TJ, a thermal analysis conducted in an earlier development phase is essential to avoid repeated re-designs process with huge losses in cost and time. A simulation tool capable to estimate die temperature of components with QFN package was developed. Allow establish a non-empirical way to define an acceptance criterion for amount of voids in solder interface between its exposed pad and Printed Circuit Board (PCB) to be applied during industrialization process, and evaluate the impact of PCB designs parameters. Targeting PCB layout designer as an end user for the application, a user-friendly interface (GUI) was implemented allowing user to introduce design parameters in a convenient and secure way and hiding all the complexity of finite element simulation process. This cost effective tool turns transparent a simulating process and provides useful outputs after acceptable time, which can be adopted by PCB designers, preventing potential risks during the design stage and make product economically efficient by not oversizing it. This article gathers relevant information related to the design and implementation of the developed tool, presenting a parametric study conducted with it. The simulation tool was experimentally validated using a Thermal-Test-Chip (TTC) in a QFN open-cavity, in order to measure junction temperature (TJ) directly on the die under controlled and knowing conditions. Providing a short overview about standard thermal solutions and impacts in exposed pad packages (i.e. QFN), accurately describe the methods and techniques that the system designer should use to achieve optimum thermal performance, and demonstrate the effect of system-level constraints on the thermal performance of the design.
[1] Turkakar, G. and T. Okutucu-Ozyurt, Dimensional optimization of microchannel heat sinks with multiple heat sources. International Journal of Thermal Sciences, 2012. 62(0): p. 85-92.
[2] Allan, R. Warm up to the latest PCB cooling techniques (2011).
[3] Foli, K., et al., Optimization of micro heat exchanger: CFD, analytical approach and multi-objective evolutionary algorithms. International Journal of Heat and Mass Transfer, 2006. 49(5–6): p.1090-1099.
[4] Edwards, D. Enhance Thermal Performance Through Design and Optimization, 2013.
[5] ‪Husain A, K.K., Multiobjective Optimization of a Microchannel Heat Sink Using Evolutionary Algorithm. J. Heat Transfer., 130(11), 2008:‬‬‬‬‬‬‬‬‬‬‬‬‬‬‬‬
[6] MA-COM Technology, Surface Mount Instructions for QFN/DFN Packages, Application Note-S2083 (2012).
[7] Sarvar, F., Whalley, D.C. and Conway, P.P., Thermal interface materials, a review of the state of the art, IEEE Electronic System integration Technology, Conference, Dresden, September 2006, vol. 2, pp. 1292-1302
[8] Siva Gurrum and Matt Romig, Using Thermal Calculation Tools for Analog Components, TI Report SLUA566, 2010.
[9] Analog Devices, Tutorial Thermal Design Basics (MT-093), 2009.
[10] Texas Instruments, Semiconductor and IC Package Thermal Metrics, Application Report-SPRA953B, 2012.
[11] Actel, Application Note AC322, Assembly and PCB Layout Guidelines for QFN packages, 2008.
[12] Cirrus Logic. (2007). AN315 - Thermal Considerations for QFN Packaged Integrated Circuits.
[13] Thermal Engineering Associate, inc (TEA), TECH BRIEF (TB-07), Diode Junction Temperature & Thermal Resistance Measurements (2010).
[14] Jason chonko, Using Forward Voltage to Measure Semiconductor Junction Temperature, Keithley Instruments, 2006.
[15] Actel, Application Note AC322, Assembly and PCB Layout Guidelines for QFN packages, 2008.
[16] Maxim integrated, Thermal Considerations of QFN and Other Exposed-Paddle Packages, Application Note: HFAN-08.1 (2008).
[17] Mohammad Yunusa, K. Srihari, J.M. Pitarresi, Anthony Primavera, Effect of voids on the reliability of BGA/CSP solder joints, Microelectronics Reliability 43 (2003) 2077-2086.
[18] Texas Instruments, Design Guide (SPRABI3), Thermal Design Guide for KeyStone Devices, 2010.
[19] EIA/JEDEC Standard No. 51-3, Low Effective Thermal Conductivity Test-Board for Leaded Surface Mount Packages, 1995.
[20] Thermal Engineering Associate inc (TEA), Thermal Test Chips - TTC-1002 datasheet (2009).
[21] Heraeus, Bonding Wires for Semiconductor Technology (datasheet), 2013.
[22] JEDEC Standard No. 51-2A, Integrated Circuits Thermal Test Method Device), 1995.
[23] B. Arzhanov, A. Correia, P. Delgado, J. Meireles, Thermal evaluation of PCB design options and voids in solder interface by a simulation tool, HMIExcel Innovation, University of Minho and Bosch Car Multimedia (2015).